

Figure 1




Figure 2




Figure 3 (a)




Figure 3 (b)




Figure 4 (a)




Figure 4 (b)




Figure 5




Figure 6

Synthesis with Scheduling




Figure 7

Scheduling
Preprocessing





Figure 8



Scheduling Using Templates

Figure 9

Constraint Graph, Event 1 Node,
Event 2 Node, n, c




Figure 10

```

module loopex8 ( c, x, y, z, clock);
input [1:0] x, y, z;
input clock ;
output [2:0] c;
reg [2:0] c;
reg [2:0] p;

always begin
    forever begin : theloop
        c <= x - p;

        @(posedge clock) ;

        p = y + z ;

        @(posedge clock) ;

    end
end
endmodule

```

Figure 11





Figure 12



$n = 2$

Figure 13a




Figure 13b

FIG. 14 is a block diagram of a digital circuit 3190, which is a digital circuit for processing digital data. The circuit 3190 includes a first adder 3191, a first multiplier 3192, a first register 3193, a second adder 3194, a second multiplier 3195, and a second register 3196. The circuit 3190 is configured to process digital data in a pipelined manner. The first adder 3191 receives digital data x[1:0] and y[1:0] as inputs and produces a sum z[1:0] as output. The first multiplier 3192 receives the sum z[1:0] and a control signal c[2:0] as inputs and produces a product as output. The first register 3193 receives the product and produces a sum as output. The second adder 3194 receives the sum and a control signal c[2:0] as inputs and produces a sum as output. The second multiplier 3195 receives the sum and a control signal c[2:0] as inputs and produces a product as output. The second register 3196 receives the product and produces a sum as output. The circuit 3190 is configured to process digital data in a pipelined manner.




Figure 14

```

module write4 ( w, x, clock);

    input [15:0] x ;
    input clock ;
    output [31:0] w;
    reg [32:0] w;
    reg [15:0] x1 ;
    reg [15:0] x2;

    always begin
        forever begin : writeloop
            x1 <= x ;
            @(posedge clock) ;
            x2 <= x ;
            w <= x1 * x2 ;

        end
    end
endmodule

```

Figure 15






Figure 16



$n = 1$

Figure 17a



Constraint for Signal Read

Figure 17b




Figure 18

```

module after1 ( c, x, y, z, clock);

input [1:0] x, y, z;
input clock ;
output [2:0] c;
reg [2:0] c;
reg [2:0] p;

always begin

    @(posedge clock) ;

    forever begin
        c <= #24 x - p ;

        @(posedge clock) ;

        p = y + z ;

        @(posedge clock) ;
    end
end
endmodule

```

Figure 19 (a)

```

entity after1 is
port(
    c : out integer range 0 to 7;
    x, y, z : in integer range 0 to 3;
    clock : in bit
);
end after1;

architecture behavioral of after1 is begin
process
    variable p : integer range 0 to 7;
begin
    wait until clock'event and clock = '1';

    loop
        c <= transport x - p after 24 ns;

        wait until clock'event and clock = '1';

        p := y + z;

        wait until clock'event and clock = '1';
    end loop;

end process;
end behavioral;

```

Figure 19 (b)




Fig. 20








Fig. 23





Without Delayed Signal Assignment With Delayed Signal Assignment

cstep = 0

1

2

3

4

Time
in cycles




Fig. 25




Figure 27




Figure 28